

12-16-99

A

# FISH & RICHARDSON P.C.



Frederick P. Fish  
1855-1930

W.K. Richardson  
1859-1951

4225 Executive Square  
Suite 1400  
La Jolla, California  
92037

Telephone  
858 678-5070

Facsimile  
858 678-5099

Web Site  
www.frc.com



December 14, 1999

Attorney Docket No.: 10559/108001/P7643

## Box Patent Application

Assistant Commissioner for Patents  
Washington, DC 20231

Presented for filing is a new original patent application of:

Applicant: KEITH DOW

Title: IMPROVED SIGNAL ROUTING BETWEEN A MEMORY CONTROL  
UNIT AND A MEMORY DEVICE

Enclosed are the following papers, including those required to receive a filing date under 37 CFR 1.53(b):

	Pages
Specification	5
Claims	7
Abstract	1
Declaration	2
Drawing(s)	3

Enclosures:


- Assignment cover sheet and an assignment, 2 pages, and a separate \$40 fee.
- Postcard.

Basic filing fee	\$760
Total claims in excess of 20 times \$18	\$0
Independent claims in excess of 3 times \$78	\$78
Fee for multiple dependent claims	\$0
Total filing fee:	\$838

### CERTIFICATE OF MAILING BY EXPRESS MAIL

Express Mail Label No EL340524653US

I hereby certify that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee with sufficient postage on the date indicated below and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

December 14, 1999  
 Date of Deposit Deborah L. Dean  
 Signature   
 Deborah L. Dean  
 Typed or Printed Name of Person Signing Certificate

FISH & RICHARDSON P.C.

Assistant Commissioner for Patents  
December 14, 1999  
Page 2

A check for the filing fee is enclosed. Please apply any other required fees or any credits to deposit account 06-1050, referencing the attorney docket number shown above.


If this application is found to be incomplete, or if a telephone conference would otherwise be helpful, please call the undersigned at (858) 678-5070.

Kindly acknowledge receipt of this application by returning the enclosed postcard.

Please send all correspondence to:

SCOTT C. HARRIS  
Fish & Richardson P.C.  
4225 Executive Square, Suite 1400  
La Jolla, CA 92037

Respectfully submitted,



Scott C. Harris  
Reg. No. 32,030  
Enclosures  
SCH/rpi  
10010662.doc

APPLICATION  
FOR  
UNITED STATES LETTERS PATENT

TITLE: IMPROVED SIGNAL ROUTING BETWEEN A MEMORY  
CONTROL UNIT AND A MEMORY DEVICE  
APPLICANT: KEITH DOW

CERTIFICATE OF MAILING BY EXPRESS MAIL


Express Mail Label No. EL340524653US

I hereby certify that this correspondence is being deposited with the  
United States Postal Service as Express Mail Post Office to Addressee  
with sufficient postage on the date indicated below and is addressed to  
the Assistant Commissioner for Patents, Washington, D.C. 20231.

Date of Deposit

December 14, 1999

Signature



Deborah L. Dean  
Typed or Printed Name of Person Signing Certificate

**IMPROVED SIGNAL ROUTING BETWEEN A MEMORY CONTROL UNIT AND A  
MEMORY DEVICE**

Technical Field

5 The invention relates to signal routing between a memory control unit and a memory extender, such as a memory repeater hub device.

Background

10 FIG. 1 shows a typical computer system 100. The computer 100 includes a central processing unit (CPU) 105, or processor, and a memory repeater hub 110. A memory control unit (MCU) 120 controls the flow of data into and out of the memory unit 110. The memory unit 110 always includes volatile memory, such as 15 dynamic random access memory (DRAM). The computer also includes other system components, including a non-volatile storage device, such as a hard disk 125, and a modem 130 to connect the computer 100 to a network 135.

20 The speed at which the computer operates depends in large part on the speed at which data is transferred between the processor 105 and the memory unit 110. One memory architecture in particular, known as the Rambus architecture, is designed to

transfer data to the processor 105 at very high rates, e.g., 1.6 GB/s for a typical Rambus DRAM (RDRAM) module.

FIG. 2 shows a common routing configuration for signal lines connecting the MCU 120 to the memory unit. Each signal line 150 leaves the MCU 120 with a width of approximately 18 mils. Before reaching the appropriate pin 155 on the memory unit, the signal line 150 narrows, or "necks down", to a width of approximately 5 mils. The signal line 160 exiting the pin 155 also has a width of approximately 5 mils before expanding to a width of approximately 18 mils. A ground trace 165 separates the 5 mil neck down portions of the signal lines 150, 160. As a result of this congestion, the signal line 150 into the memory unit and the signal line 160 out of the memory unit often must be formed on different layers of the circuit board on which the MCU and memory unit reside.

### Summary

A computer system includes a processor and a multi-layer circuit board having a memory unit, a memory control unit, and a data bus coupling the memory control unit to the memory unit. A first signal line is formed on a selected layer of the circuit

board and connected between a first pin on the memory repeater hub and the memory control unit. A second signal line is also formed on the selected layer of the circuit board and is connected to the first pin on the memory unit.

5 Other embodiments and advantages will become apparent from the description and claims that follow.

Description of the Drawings

FIG. 1 is a block diagram of a computer system.

10 FIG. 2 is a schematic diagram of a conventional signal routing scheme.

FIG. 3 is a schematic diagram of an improved signal routing scheme.

15 FIG. 4 is a cross-sectional view of a multi-layer circuit board having signal lines routed according to the scheme of FIG. 3.

Detailed Description

20 FIG. 3 shows a signal routing configuration that reduces the area required for each signal line 200 running between the MCU 120 and the memory unit. In this configuration, the signal line 200 has a width of approximately 18 mils with a 5 mil neck

down portion 205 contacting the corresponding pin 135 on the memory unit. The signal line 210 exiting the pin 135 also has a width of approximately 18 mils with a 5 mil neck down portion 215 contacting the pin 135. The two neck down portions 205, 215 5 run substantially parallel to each other for a distance, and then act an acute angle for another distance, the portions are separated by a gap 220. This gap 220 also has a width of approximately 5 mils. The neck down portions 205, 215 are not separated by a ground trace.

10 The gap 220 between the neck down portions 205, 215 provides the isolation between the signal lines 200, 210 yet reduces the area required to route the signal lines on a circuit board. Placing the gap 220, and not a ground trace, between the neck down portions 205, 215 can reduce congestion at the memory 15 unit. This allows the signal lines 200, 210 into and out of the memory unit to be routed on a single layer of the circuit board on which the MCU and the memory unit reside. Routing the signal lines in this manner reduces the number of layers required to route signals between the MCU and the memory unit by a factor of 20 two. As a result, the circuit board on which the MCU and memory unit reside can be less expensive to produce than conventional memory boards.

FIG. 4 shows the neck down portions 205, 215 of the signal line 200 on a multi-layer circuit board 225. The neck down portions 205, 215 into and out of the memory unit are formed on a single layer of the circuit board 225 and are separated by a 5 gap 220 in which no traces are formed. No ground trace lies between the signal lines 205, 215. In some embodiments, ground traces 230, 235 lie on either side of the signal lines 205, 215 on the same layer of the circuit board 225. A ground plane 240 lies above or below the signal lines 205, 215 on another layer 10 of the circuit board.

15 A number of embodiments have been described. Nevertheless, one of ordinary skill will understand that variations are possible. For example, while the invention has been described in terms of signal routing to a Rambus device, this scheme is useful in routing signals to other types of memory devices and even to other system components. Accordingly, other embodiments 20 are within the scope of the following claims.

What is claimed is:

- 1 1. A computer system comprising:
  - 2 a processor;
  - 3 a memory unit configured to store data used by the
  - 4 processor;
  - 5 a memory control unit configured to manage data flowing
  - 6 into and out of the memory unit;
  - 7 a circuit board having multiple layers and comprising:
    - 8 a first signal line, formed on a first layer of the circuit
    - 9 board and connected between a first connection on the memory
    - 10 unit and the memory control unit; and
    - 11 a second signal line also formed on the first layer of the
    - 12 circuit board and connected to the first pin on the memory unit,
    - 13 wherein said layer defines a non-grounded gap between said
    - 14 first and second lines

1 2. The system of claim 1, wherein at least a portion of

2 the second signal line is routed roughly parallel to the first  
3 signal line.

1       3. The system of claim 1, further comprising third and  
2       fourth signal lines, on a second layer of the circuit board,  
3       different than the first layer.

1       4. The system of claim 2, wherein the first signal line  
2       and the portion of the second signal line that is routed roughly  
3       parallel to the first signal line have substantially equal  
4       widths.

1       2       3       4

1       5. The system of claim 4, wherein the first signal line  
2       and the portion of the second signal line that is routed roughly  
3       parallel to the first signal line are separated by a distance  
4       approximately equal to said widths.

1       6. The system of claim 5, wherein the widths of the lines  
2       and the distance separating the lines each approximately 5 mils.

1       7. The system of claim 1, wherein the memory unit

2 comprises a Rambus device.

1           8. A method for use in routing signals between a memory  
2 unit and a memory control unit, the method comprising:  
3           delivering a first signal over a first signal line formed  
4 on a selected layer of a circuit board and connected between the  
5 memory control unit and on the memory unit;

6           delivering a second signal over a second signal line formed  
7 on the selected layer of the circuit board and connected to the  
8 first pin of the memory unit; and separating said first and  
9 second signal lines without a ground connection therebetween

1           9. The method of claim 8, wherein said delivering the  
2 second signal includes delivering the second signal over a  
3 portion of the second signal line that is routed roughly  
4 parallel to a portion of the first signal line.

1           10. The method of claim 8, further comprising delivering  
2 another signal to said memory control unit on another layer of

3 the circuit board over portions of the first and second signal  
4 lines that are not separated by any conductive traces.

1 11. The method of claim 8, wherein delivering the first  
2 signal and the second signal include delivering the signals over  
3 portions of the first and second signal lines that have  
4 substantially equal widths.

1 12. The method of claim 11, wherein delivering the first  
2 signal and the second signal include delivering the signals over  
3 portions of the first and second signal lines that are separated  
4 by a distance approximately equal to their widths.

1 13. The method of claim 12, wherein delivering the first  
2 signal and the second signal include delivering the signals over  
3 portions of the first and second signal lines that are  
4 approximately 5 mils wide and that are separated by a distance  
5 of approximately 5 mils.

1        14. A method for use in manufacturing a computer system,  
2        the method comprising:

3            forming a multiple-layer circuit board with first and  
4        second signal lines on a selected layer of the board;  
5            connecting a memory unit to the board such that a first  
6        connection on the memory unit connects to the first and second  
7        signal lines; and

8            affixing a memory control unit to the board such that the  
9        memory control unit connects to at least the first signal line.

1        15. The method of claim 14, further comprising forming at  
2        least a portion of the second signal line to be roughly parallel  
3        to the first signal line.

1        16. The method of claim 14, further comprising forming the  
2        first and second conductive lines such that no conductive trace  
3        lies between the first signal line and the portion of the second  
4        signal line that is routed roughly parallel to the first signal  
5        line.

1        17. The method of claim 16, further comprising forming the  
2        first signal line and the portion of the second signal line that  
3        is routed roughly parallel to the first signal line to have  
4        substantially equal widths.

1        18. The method of claim 17, further comprising forming the  
2 first signal line and the portion of the second signal line that  
3 is routed roughly parallel to the first signal line to be  
4 separated by a distance approximately equal to their widths.

1        19. The method of claim 18, further comprising forming the  
2 signal lines such that the widths of the lines and the distance  
3 separating the lines are all equal to approximately 5 mils.

1        20. A circuit board for use in a computer system  
2 comprising:  
3        a memory unit;  
4        a memory control unit; and  
5        a data bus connecting the memory control unit to the memory


6 unit and comprising:

7 a first signal line formed on a selected layer of the  
8 circuit board and connected to the memory control unit and to a  
9 first connection on the memory unit; and

10 a second signal line formed on the selected layer of the  
11 circuit board and also connected to the first connection on the  
12 memory control unit.

Abstract

A computer system includes a processor and a multi-layer circuit board having a memory unit, a memory control unit, and a data bus coupling the memory control unit to the memory unit. A first signal line is formed on a selected layer of the circuit board and connected between a first pin on the memory unit and the memory control unit. A second signal line is also formed on the selected layer of the circuit board and is connected to the first pin on the memory unit.



# FIG. 1




FIG. 2




FIG. 3




FIG. 4

## COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled IMPROVED SIGNAL ROUTING BETWEEN A MEMORY CONTROL UNIT AND A MEMORY DEVICE, the specification of which:

is attached hereto.

was filed on \_\_\_\_\_ as Application Serial No. \_\_\_\_\_ and was amended on \_\_\_\_\_.

was described and claimed in PCT International Application No. \_\_\_\_\_ filed on \_\_\_\_\_ and as amended under PCT Article 19 on \_\_\_\_\_.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information I know to be material to patentability in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim the benefit under Title 35, United States Code, §119(e)(1) of any United States provisional application(s) listed below:

U.S. Serial No.	Filing Date	Status
-----------------	-------------	--------

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose all information I know to be material to patentability as defined in Title 37, Code of Federal Regulations, §1.56(a) which became available between the filing date of the prior application and the national or PCT international filing date of this application:

U.S. Serial No.	Filing Date	Status
-----------------	-------------	--------

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate or of any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:

Country	Application No.	Filing Date	Priority Claimed
			<input type="checkbox"/> Yes <input type="checkbox"/> No
			<input type="checkbox"/> Yes <input type="checkbox"/> No

## **Combined Declaration and Power of Attorney**

Page 2 of 2 Pages

I hereby appoint the following attorneys and/or agents to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Scott C. Harris, Reg. No. 32,030  
David L. Feigenbaum, Reg. No. 30,378  
Hans R. Troesch, Reg. No. 36,950  
Bing Ai, Reg. No. 43,312  
Samuel L. Lee, Reg. No. 42,791  
Frederick H. Rabin, Reg. No. 24,488  
John C. Phillips, Reg. No. 35,322

William J. Egan, III, Reg. No. 28,411  
John F. Land, Reg. No. 29,554  
John R. Wetherell, Jr., Reg. No. 31,678  
Joseph R. Baker, Reg. No. 40,900  
Richard J. Anderson, Reg. No. 36,732  
Samuel Borodach, Reg. No. 38,388

Address all telephone calls to SCOTT C. HARRIS at telephone number (858) 678-5070 ext 4321.

Address all correspondence to SCOTT C. HARRIS at:

**FISH & RICHARDSON P.C.**  
4225 Executive Square, Suite 1400  
La Jolla, CA 92037

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patents issued thereon.

Full Name of Inventor: KEITH DOW

Inventor's Signature:  
Residence Address:

Keith Dow Date: 12-10-99

Date:

### **Citizenship:**

**Post Office Address:-**

11